Part Number Hot Search : 
LBN12006 LTL2R3K TASHEE SMCJ100 2318A 1A105 C8187 PUMD1605
Product Description
Full Text Search
 

To Download MC74VHC1GY00DFT2 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 2-Input NAND Gate / CMOS Logic Level Shifter
with LSTTL-Compatible Inputs
MC74VHC1GT00
The MC74VHC1GT00 is a single gate 2-input NAND fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The device input is compatible with TTL-type input thresholds and the output has a full 5 V CMOS level output swing. The input protection circuitry on this device allows overvoltage tolerance on the input, allowing the device to be used as a logic-level translator from 3.0 V CMOS logic to 5.0 V CMOS Logic or from 1.8 V CMOS logic to 3.0 V CMOS Logic while operating at the high-voltage power supply. The MC74VHC1GT00 input structure provides protection when voltages up to 7 V are applied, regardless of the supply voltage. This allows the MC74VHC1GT00 to be used to interface 5 V circuits to 3 V circuits. The output structures also provide protection when V CC = 0 V. These input and output structures help prevent device destruction caused by supply voltage - input/output voltage mismatch, battery backup, hot insertion, etc. * High Speed: t PD = 3.1 ns (Typ) at V CC = 5 V * Low Power Dissipation: I CC = 2mA (Max) at T A = 25C * TTL-Compatible Inputs: V IL = 0.8 V; V IH = 2.0 V * CMOS-Compatible Outputs: V OH > 0.8 V CC ; V OL < 0.1 V CC @Load * Power Down Protection Provided on Inputs and Outputs * Balanced Propagation Delays * Pin and Function Compatible with Other Standard Logic Families * Chip Complexity: FETs = 64; Equivalent Gates = 14
MARKING DIAGRAMS
5 4 1 2 3
VHd
SC-70/SC-88A/SOT-353 DF SUFFIX CASE 419A
Pin 1 d = Date Code
Y
5 4
Figure 1. Pinout (Top View)
1 2 3
VHd
Figure 2. Logic Symbol
Pin 1 d = Date Code
SOT-23/TSOP-5/SC-59 DT SUFFIX CASE 483
FUNCTION TABLE
PIN ASSIGNMENT 1 2 3 4 5 IN B IN A GND OUT Y V CC A L L H H Inputs B L H L H Output Y H H H L
ORDERING INFORMATION
See detailed ordering and shipping information in the package dimensions section on page 4 of this data sheet.
VHT0-1/4
MC74VHC1GT00
MAXIMUM RATINGS
Symbol V CC V IN V OUT I IK I OK I OUT I CC PD JA TL TJ T stg V ESD Parameter DC Supply Voltage DC Input Voltage DC Output Voltage Value - 0.5 to + 7.0 - 0.5 to +7.0 - 0.5 to +7.0 -0.5 to V cc + 0.5 -20 +20 + 25 +50 200 333 260 + 150 -65 to +150 >2000 > 200 N/A Unit V V V mA mA mA mA mW C/W C C C V
V CC=0 High or Low State
Input Diode Current Output Diode Current V OUT < GND; V OUT > V CC DC Output Current, per Pin DC Supply Current, V CC and GND Power dissipation in still air SC-88A, TSOP-5 Thermal resistance SC-88A, TSOP-5 Lead Temperature, 1 mm from Case for 10 s Junction Temperature Under Bias Storage temperature ESD Withstand Voltage Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)
I LATCH-UP Latch-Up Performance Above V CC and Below GND at 125C (Note 5) 500 mA 1. Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions. 2. Tested to EIA/JESD22-A114-A 3. Tested to EIA/JESD22-A115-A 4. Tested to JESD22-C101-A 5. Tested to EIA/JESD78 RECOMMENDED OPERATING CONDITIONS Symbol Parameter V CC DC Supply Voltage V IN DC Input Voltage V OUT DC Output Voltage TA t r ,t f Operating Temperature Range Input Rise and Fall Time
V CC=0 High or Low State V CC = 3.3 0.3 V V CC = 5.0 0.5 V
NORMALIZED FAILURE RATE
Min 3.0 0.0 0.0 0.0 - 55 0 0
Max 5.5 5.5 5.5 V CC + 125 100 20
Unit V V V C ns/V
DEVICE JUNCTION TEMPERATURE VERSUS TIME TO 0.1% BOND FAILURES
Junction Temperature C 80 90 100 110 120 130 140 Time, Hours 1,032,200 419,300 178,700 79,600 37,000 17,800 8,900 Time, Years 117.8 47.9 20.4 9.4 4.2 2.0 1.0
1
1
10
100
1000
TIME, YEARS
Figure 3. Failure Rate vs. Time Junction Temperature
VHT0-2/4
MC74VHC1GT00
DC ELECTRICAL CHARACTERISTICS V Symbol V IH Parameter Minimum High-Level Input Voltage Test Conditions
CC
T A = 25C Min 1.4 2.0 2.0 0.53 0.8 0.8 2.9 4.4 2.58 3.94 0.0 0.0 0.1 0.1 0.36 0.36
0.1
T A < 85C -55C to 125C Min 1.4 2.0 2.0 0.53 0.8 0.8 2.9 4.4 2.48 3.80 0.1 0.1 0.44 0.44
1.0
(V) 3.0 4.5 5.5
Typ
Max
Max
Min 1.4 2.0 2.0
Max
Unit V
V IL
Maximum Low-Level Input Voltage 3.0 4.5 5.5 V IN = V IH or V IL I OH = - 50 A V IN = V IH or V IL I OH = -4 mA 3.0 4.5 3.0 4.5 3.0 4.5 3.0 4.5 0 to5.5 5.5 5.5 0.0 3.0 4.0 2.9 4.4 2.34 3.66 0.53 0.8 0.8
V
V OH
Minimum High-Level Output Voltage V IN = V IH or V IL
V
V OL
Maximum Low-Level Output Voltage V IN = V IH or V IL
I OH = -8 mA V IN = V IH or V IL I OL = 50 A V IN = V IH or V IL I OL = 4 mA
V 0.1 0.1 0.52 0.52
1.0
I IN I CC I CCT I OPD
Maximum Input Leakage Current Maximum Quiescent Supply Current Quiescent Supply Current Output Leakage Current
I OL = 8 mA V IN = 5.5 V or GND V IN = V CC or GND Input: V IN = 3.4 V V OUT = 5.5 V
A A mA A
2.0 1.35 0.5
20 1.50 5.0
40 1.65 10
AC ELECTRICAL CHARACTERISTICS C load = 50 pF, Input t r = t f = 3.0 ns T A = 25C Symbol Parameter t PLH , Maximum t PHL Propagation Delay, Input A or B to Y Test Conditions V CC = 3.3 0.3 V C L = 15 pF C L = 50 pF V CC = 5.0 0.5 V C L = 15 pF C L = 50 pF C IN Maximum Input Capacitance Power Dissipation Capacitance (Note 6) Min Typ 4.1 5.5 3.1 3.6 5.5 Max 10.0 13.5 6.9 7.9 10
T A < 85C -55CC PD
Typical @ 25C, V CC = 5.0 V 11
pF
6. C PD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I CC(OPR) = C PD * V CC * f in + I CC . C PD is used to determine the no- load dynamic power consumption; P D = C PD * V CC 2 * f in + I CC * V CC .
VHT0-3/4
MC74VHC1GT00
Y
*Includes all probe and jig capacitance. A 1-MHz square input wave is recommended for propagation delay tests.
Figure 4. Switching Waveforms
Figure 5. Test Circuit
DEVICE ORDERING INFORMATION Device Nomenclature Device Order Number
MC74VHC1GT00DFT1 MC74VHC1GY00DFT2 MC74VHC1GT00DFT4 MC74VHC1GT00DTT1 MC74VHC1GT00DTT3
Package Type Package Tape and Suffix
DF DF DF DT DT
Logic
Temp
Circuit Range Technology Indicator Identifier
MC MC MC MC MC 74 74 74 74 74 VHC1G VHC1G VHC1G VHC1G VHC1G
Device Function
T00 T00 T00 T00 T00
Reel Suffix
T1 T2 T4 T1 T3
(Name/SOT#/ Common Name)
SC-70/SC-88A/ SOT-353 SC-70/SC-88A/ SOT-353 SC-70/SC-88A/ SOT-353 SOT-23/TSOPS/ SC-59 SOT-23/TSOPS/ SC-59
Tape and Reel Size
178 mm (7 in) 3000 Unit 178 mm (7 in) 3000 Unit 330 mm (13 in) 10,000 Unit 178 mm (7 in) 3000 Unit 330 mm (13 in) 10,000 Unit
VHT0-4/4


▲Up To Search▲   

 
Price & Availability of MC74VHC1GY00DFT2

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X